

PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁷ : G06T 1/60	A1	(11) International Publication Number: WO 00/30034
		(43) International Publication Date: 25 May 2000 (25.05.00)
(21) International Application Number: PCT/US99/26320 (22) International Filing Date: 8 November 1999 (08.11.99) (30) Priority Data: 09/192,616 16 November 1998 (16.11.98) US (71) Applicant: CONEXANT SYSTEMS, INC. [US/US]; 4311 Jamboree Road, Newport Beach, CA 92660-3095 (US). (72) Inventors: HONARY, Hooman; 101 Scholz Plaza, PH#17, Newport Beach, CA 92663 (US). MOSKALEV, Anatoly; Apartment 34C, 3900 Parkview Lane, Irvine, CA 92612 (US). (74) Agent: SHORT, Shayne, X.; Akin, Gump, Strauss, Hauer & Feld, LLP, Suite 1900, 816 Congress Avenue, Austin, TX 78701 (US).		(81) Designated States: CN, JP, European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE). Published <i>With international search report. Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.</i>

(54) Title: TWO-DIMENSIONAL DIRECT MEMORY ACCESS TO MAXIMIZE PROCESSING RESOURCES IN IMAGE PROCESSING SYSTEMS

(57) Abstract

A two-dimensional direct memory access system that maximizes processing resources in image processing systems. The present invention includes a two-dimensional direct memory access machine. Also, it employs a ping-pong style memory buffer to assist in the transfer and management of data. In certain applications of the invention, the type of data used by the invention is image data. The two-dimensional direct memory access machine transfers a specific cross sectional area of the image data to a processor. The efficient method of providing the processor only with the specific cross sectional area of the image data that is to be processed at a given time provides decreased processing time and a better utilization of processing resources within the two-dimensional direct memory access system. The present invention may be contained in a variety of image processing systems operating as either a peripheral or a stand alone device including but not limited to color photo-copy machines, color facsimiles, color printers, black and white printers, digital cameras, and digital printers. In certain embodiments, the two-dimensional direct memory access system exchanges image data between random access memory and a digital signal processor using the two-dimensional direct memory access machine and the ping-pong style memory buffer.



FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece	ML	Mali	TR	Turkey
BG	Bulgaria	HU	Hungary	MN	Mongolia	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MR	Mauritania	UA	Ukraine
BR	Brazil	IL	Israel	MW	Malawi	UG	Uganda
BY	Belarus	IS	Iceland	MX	Mexico	US	United States of America
CA	Canada	IT	Italy	NE	Niger	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NL	Netherlands	VN	Viet Nam
CG	Congo	KE	Kenya	NO	Norway	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NZ	New Zealand	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	PL	Poland		
CM	Cameroon	KR	Republic of Korea	PT	Portugal		
CN	China	KZ	Kazakstan	RO	Romania		
CU	Cuba	LC	Saint Lucia	RU	Russian Federation		
CZ	Czech Republic	LI	Liechtenstein	SD	Sudan		
DE	Germany	LK	Sri Lanka	SE	Sweden		
DK	Denmark	LR	Liberia	SG	Singapore		
EE	Estonia						

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**TWO-DIMENSIONAL DIRECT MEMORY ACCESS TO MAXIMIZE
PROCESSING RESOURCES IN IMAGE PROCESSING SYSTEMS****SPECIFICATION****BACKGROUND****1. Technical Field**

The present invention relates generally to data management; and, more particularly, it relates to image data management and transfer within image processing systems.

2. Description of Prior Art

Conventional data management systems typically employ a cache memory in between a processor and random access memory to overcome the operating frequency mismatch between the two devices which inevitably slows processing rates. In data management systems that employ a significant amount of random access memory, relatively long electrical traces are often required to interconnect the various elements. Long traces that connect various elements within data management and communication systems suffer from deleterious capacitance thereby greatly limiting maximum data transfer rates. Typical maximum operating frequencies with respect to data transfer are in the tens of megahertz range for

random access memory and in the hundreds of megahertz range and greater for modern processors. Modern digital signal processors typically provide some of the highest operating frequencies in the art.

The traditional solution of installing expensive cache memory in between the random access memory and the processor is an intrinsically expensive solution to avoid the mismatch of operating frequencies given the high cost of cache memory. Low cost systems particularly suffer from this limitation in that very little, if any, cache memory is typically installed because of the relatively high cost associated with it. This high cost associated with cache memory prohibits the use of the traditional solution in many low cost applications. The types of applications that can justify utilizing cache memory are typically systems that have a very generous system budget with sufficient margin to accommodate the expensive cache memory. Absent an implementation of some solution such as the introduction of cache memory the operating frequency mismatch between the memory and the processor, a data transfer bottleneck occurs between the processor and the memory in such data management systems.

Conventional image processing systems that employ cache memory to assist in data management suffer from other operational limitations. The typical method in which image data is stored in memory creates an additional difficulty for traditional methods of data management in that the data are stored in a plurality of one-dimensional arrays coordinated by a common addressing scheme. While this traditional approach is sufficient to keep track of the data for later retrieval and use, the data are undesirably partitioned in a manner that precludes efficient processing

on a two-dimensional subset of the data. A difficulty arises in image processing where only a predetermined two-dimensional cross sectional area is to be processed. For example, in many applications, modification of only a specific portion of an image is required. For these applications, the data management system must go into a whole host of individual one-dimensional arrays and extract only the requisite portion of data within each individual one-dimensional array to assemble the predetermined two-dimensional cross sectional area that is to be processed. Conventional data management systems that perform this extraction function are ill-suited to perform high speed image processing.

Further limitations and disadvantages of conventional and traditional systems will become apparent to one of skill in the art after reviewing the remainder of the present application with reference to the drawings.

SUMMARY OF THE INVENTION

Various aspects of the present invention can be found in a data management system that maximizes processing resources in image processing systems. A two-dimensional direct memory access system performs efficient transfer of a plurality of image data to a memory where it is then processed using a processor. The effective provision of the two-dimensional portion of a plurality of image data to the processor provides significantly reduced processing times than provided by conventional data management and processing systems.

In certain embodiments of the invention, the two-dimensional direct memory access system contains a two-dimensional direct memory access machine that operates cooperatively with a ping-pong memory buffer to maximize further the processing efficiency of the plurality of image data. The two-dimensional direct memory access machine transfers a specific cross sectional area of the plurality of image data to the processor. The efficient method of providing the processor only with the specific cross sectional area of the plurality of image data that is to be processed at a given time provides decreased processing time and a better utilization of processing resources within the two-dimensional direct memory access system.

Other aspects, advantages and novel features of the present invention will become apparent from the following detailed description of the invention when considered in conjunction with the accompanying drawings.

BRIEF DESCRIPTION OF DRAWINGS

Fig. 1 is a system diagram illustrating an embodiment of a data management system built in accordance with the present invention that transfers two-dimensional data to a processor.

Fig. 2 is a system diagram illustrating another embodiment of a data management system built in accordance with the present invention that transfers two-dimensional data to a processor.

Fig. 3 is a functional block diagram illustrating a data management method performed in accordance with the present invention.

Fig. 4a is a system diagram illustrating an embodiment of a data management system built in accordance with the present invention that transfers two-dimensional data to a processor using a ping-pong memory buffer.

Fig. 4b is a system diagram depicting the data management system of Fig. 4a operating at a different point in time.

Fig. 5 is a system diagram illustrating a specific embodiment of a ping-pong memory buffer built in accordance with the present invention.

DETAILED DESCRIPTION OF DRAWINGS

The present invention operates within image processing systems that perform processing of a predetermined two-dimensional cross sectional area that is selected from a plurality of image data. It includes a data management system capable of performing high speed, efficient interfacing between a processor and a memory that stores a plurality of image data without the use of expensive cache memory. The invention is useful in a variety of applications, and it is especially well-suited for performing within image processing systems.

A data management system selects a predetermined two-dimensional cross sectional area from among the plurality of image data and transfers it to a processor. Such intelligent data transfer provides a data management system that minimizes the operating frequency mismatch that typically limits the maximum operational speed of conventional systems. The present invention provides an effective solution to the bottleneck commonly occurring between the processor and the memory of traditional data management systems.

Fig. 1 is a system diagram illustrating an embodiment of a data management system 100 built in accordance with the present invention that transfers two-dimensional data to a processor. A two-dimensional direct memory access machine 110 operates to direct the transfer of a plurality of two-dimensional data 140 to a memory 120. The plurality of two-dimensional data 140 is then extracted from the memory 120 to be processed by a processor 130. Once the plurality of two-dimensional data 140 has been processed by the processor 130, it is returned to the memory 120. The two-dimensional direct memory access machine 110 then operates

to return the plurality of two-dimensional data 140 to its original location and subsequently selects another plurality of two-dimensional data (not shown) for transferring to the memory 120 using the two-dimensional direct memory access machine 110 and perform processing on the another plurality of two-dimensional data.

In certain embodiments of the invention, the plurality of two-dimensional data 140 is a subset of another plurality of two-dimensional data (not shown). The two-dimensional direct memory access machine 110 selects the subset from the another plurality of two-dimensional data and transfers it to the memory 120 for processing by the processor 130. Subsequently, after the subset is returned to its original position after processing, another subset is selected from the another plurality of two-dimensional data. Various subsets of the another plurality of two-dimensional data are sequentially processed until the entirety of the another plurality of two-dimensional data is processed.

In certain embodiments, the processor 130 is a digital signal processor and the memory 120 is random access memory. In other embodiments, the memory 120 is partitioned among a plurality of devices which all operate cooperatively to perform the storing and providing of the plurality of two-dimensional data 140 to the processor 130.

Fig. 2 is a system diagram illustrating another embodiment of a data management system 200 built in accordance with the present invention that transfers two-dimensional data to a processor. In particular, Fig. 2 illustrates a specific embodiment of the data management system 100 as described in Fig. 1 wherein a

plurality of pluralities of two-dimensional data arrays are interfaced with a plurality of processors. Each of the processors has a dedicated memory. Similar to the data management system 100, the two-dimensional direct memory access machine 110 operates to direct the transfer of a plurality of two-dimensional data 140 to a memory 120. However, additional operation is provided by the two-dimensional direct memory access machine 110 that is employed in the data management system 200. The two-dimensional direct memory access machine 110 operates to perform data transfer of multiple pluralities of two-dimensional data 140 and 240 to a plurality of memories 120 and 220. The two-dimensional direct memory access machine 110 provides the plurality of two-dimensional data 240 to a memory 220. The processor 130 processes the plurality of two-dimensional data 140 that is temporarily stored in the memory 120. Similarly, the processor 230 processes the plurality of two-dimensional data 240 that is temporarily stored in the memory 220.

In certain embodiments of the present invention, the two-dimensional direct memory access machine 110 transfers only a subset of each of the pluralities of two-dimensional data 140 and 240 to the pluralities of memory 120 and 220. The combination of the processor 130 and the memory 120 serve only to process the plurality of two-dimensional data 140, but only a subset of the plurality of two-dimensional data 140 is processed at any given time. Similarly, the combination of the processor 230 and the memory 220 serve only to process the plurality of two-dimensional data 240, but only a subset of the plurality of two-dimensional data 240 is processed at any given time.

In other embodiments of the present invention, the two-dimensional direct memory access machine 110 transfers the pluralities of two-dimensional data 140 and 240 to the pluralities of memory 120 and 220 in an intelligent manner to optimize the processing resources provided by the memories 120 and 220. When the processor 130 is finished processing the two-dimensional data 140 that are stored in the memory 120 and the processor 230 has not yet finished processing the two-dimensional data 240 that are stored in the memory 220, two-dimensional direct memory access machine 110 transfers the unprocessed portion of the two-dimensional data 240 that are stored in the memory 220 into the memory 120 for processing using the processor 130.

This distributed and flexible approach provides additional operational performance in that not only does the two-dimensional direct memory access machine 110 select and transfer a two-dimensional portion of data to a memory for processing by at least one of a plurality of processors, but the at least one processor experiences virtually no processing down time. If a given processor has finished with the processing that it has been assigned, it does not sit idle but rather is provided with additional data that is to be processed by the two-dimensional direct memory access machine 110.

Other permutations and variations of transferring data that are selected from a number of pluralities of data to a plurality of processors utilizing the two-dimensional direct memory access machine 110 as described in the data management system 200 are envisioned within the scope and spirit of the invention.

Fig. 3 is a functional block diagram illustrating a data management method 300 performed in accordance with the present invention. In a block 310, a two-dimensional data array is partitioned into a plurality of two-dimensional sub-arrays. In a block 320, at least one characteristic of at least one two-dimensional sub-array is analyzed. In a decisional block 330, it is determined whether or not the at least one two-dimensional sub-array is to be processed. If, after analysis of the at least one characteristic of the at least one two-dimensional sub-array, it is determined that the at least one two-dimensional sub-array is not to be processed, then at least one additional two-dimensional sub-array is selected in a block 340. At least one characteristic of the at least one additional two-dimensional sub-array is analyzed in the block 320. If it is then determined in the block 330 that the at least one additional two-dimensional sub-array is to be processed, the at least one additional two-dimensional sub-array is loaded into a memory in a block 350. The at least one additional two-dimensional sub-array is processed in a block 360 and returned to the two-dimensional data array in a block 370. Another at least one additional two-dimensional sub-array is analyzed in the block 320 if all of the two-dimensional data array has not yet been processed.

In certain embodiments of the invention, the loading of the at least one additional two-dimensional sub-array into the memory in the block 350 is performed using the two-dimensional direct memory access machine 110 and the memory 120 in the data management system 100 in Fig. 1. The processing performed in the block 360 is performed using the processor 130, and the returning of the processed data to the two-dimensional data array in the block 370 is performed using the two-

dimensional direct memory access machine 110. In other embodiments of the invention, the data management method 300 is performed using either the distributed or subset manner described above with respect to the data management system 200. Other hardware configurations capable of performing the data management method 300 are envisioned within the scope and spirit of the invention.

Fig. 4a is a system diagram illustrating an embodiment of a data management system 400 built in accordance with the present invention that transfers a two-dimensional data array 430 to a processor 130. The data management system 400 uses a two-dimensional direct memory access machine 420 and a ping-pong memory buffer 410 to perform the transferring of the two-dimensional data array 430. The ping-pong memory buffer 410 is partitioned into at least two sub-buffers, each sub-buffer being further partitioned into an in sub-buffer and an out sub-buffer. The ping-pong memory buffer 410 transfers some data to the processor 130 from a first sub-buffer while it receives additional data into a first sub-buffer. This parallel operation ensures that the processor 130 is processing data virtually all of the time thereby providing a more efficient method of managing data.

The two-dimensional direct memory access machine 420 transfer the two-dimensional data array 430 into the in sub-buffer of at least one of the partitions of the ping-pong memory buffer 410. The two-dimensional data array 430 is then moved into the processor 130 for processing and is moved back to the out sub-buffer of the at least one of the partitions of the ping-pong memory buffer 410. The two-dimensional direct memory access machine 420 then transfers the two-dimensional data array 430, after it has been processed, back to its original position.

In certain embodiments of the invention, the two-dimensional data array 430 is partitioned into a number of two-dimensional data sub-arrays. Only one two-dimensional data sub-array is transferred to the in sub-buffer of a first partition of the ping-pong memory buffer 410 at a time. Simultaneously, a second sub-array, which was previously transferred to the in sub-buffer of a second partition of the ping-pong memory buffer 410, is being processed by the processor 130. After it is processed, it is transferred to an out sub-buffer of the second partition of the ping-pong memory buffer 410. Also performed simultaneously is the transfer of a third two-dimensional data sub-array that has been processed and is stored in the out sub-buffer of the other partition of the ping-pong memory buffer 410 to its original position using the two-dimensional direct memory access machine 420.

In certain embodiments of the invention, the two-dimensional data array 430 is partitioned into a number of two-dimensional data sub-arrays, and a first, a second, and a third two-dimensional data sub-array are all selected from the two-dimensional data array 430. The first two-dimensional data sub-array is transferred to an in sub-buffer of a first partition of the ping-pong memory buffer 410 using the two-dimensional direct memory access machine 420. The second two-dimensional data sub-array is already stored in an in sub-buffer of a second partition of the ping-pong memory buffer 410. The second two-dimensional data sub-array is transferred to the processor 130 for processing and is subsequently transferred to an out sub-buffer of the second partition of the ping-pong memory buffer 410. The third two-dimensional data sub-array is a two-dimensional data sub-array that has already been processed by the processor 130 and is stored in an out sub-buffer of the first partition of the

ping-pong memory buffer 410. The third two-dimensional data sub-array is transferred to the two-dimensional data array 430 using the two-dimensional direct memory access machine 420.

Fig. 4b is a system diagram depicting another embodiment of a data management system 450 built in accordance with the data management system 400 of Fig. 4a. From one perspective, the data management system 450 is data management system 400 viewed when operating at a different point in time. The two-dimensional data array 430 is partitioned into a number of two-dimensional data sub-arrays, and a second, a third, and a fourth two-dimensional data sub-array are all selected from the two-dimensional data array 430. The second two-dimensional data sub-array is transferred to an in sub-buffer of the second partition of the ping-pong memory buffer 410 using the two-dimensional direct memory access machine 420. The third two-dimensional data sub-array is already stored in an in sub-buffer of a first partition of the ping-pong memory buffer 410. The third two-dimensional data sub-array is transferred to the processor 130 for processing and is subsequently transferred to an out sub-buffer of the first partition of the ping-pong memory buffer 410. The fourth two-dimensional data sub-array is a two-dimensional data sub-array that has already been processed by the processor 130 and is stored in an out sub-buffer of the second partition of the ping-pong memory buffer 410. The fourth two-dimensional data sub-array is transferred to the two-dimensional data array 430 using the two-dimensional direct memory access machine 420.

In certain embodiments of the invention, the data management system 450 and the data management system 400 are demonstrative of a data management

system that performs processing of a plurality of image data in a sequential manner that selects various two-dimensional data sub-arrays selected from a two-dimensional data array. One two-dimensional data sub-array is processed after another until the entire two-dimensional data array is processed.

Fig. 5 is a system diagram illustrating a specific embodiment of a ping-pong memory buffer 500 built in accordance with the present invention. Similar to the ping-pong memory buffer 410 described in Figures 4a and 4b, the ping-pong memory buffer 500 contains at least two sub-buffers wherein each sub-buffer is further partitioned into an in and an out sub-buffer. The ping-pong memory buffer 500 contains a plurality of sub-buffers which may be used to perform the data transfer to a processor 130 in an intelligent manner that minimizes the down time of the processor 130. An in sub-buffer 520 and an out sub-buffer 510 form a sub-buffer within the ping-pong memory buffer 500. Similarly, An in sub-buffer 540 and an out sub-buffer 530 form at least one additional sub-buffer within the ping-pong memory buffer 500.

Those having skill in the art will recognize that any number of sub-buffers may be included within the ping-pong memory buffer 500 without departing from the scope and spirit of the invention. In certain embodiments of the invention, any number of sub-buffers may be employed within the ping-pong memory buffer 500 to assist in the transfer and management of data within the data management systems 100, 200, 400, and 450. Similarly, the ping-pong memory buffer 500 may be used to assist in performing perform the data management method 300 described in Fig. 3.

In view of the above detailed description of the present invention and associated drawings, other modifications and variations will now become apparent to those skilled in the art. It should also be apparent that such other modifications and variations may be effected without departing from the spirit and scope of the present invention.

CLAIMS

What is claimed is:

1. A two-dimensional direct memory access system that maximizes processing resources in image processing systems, the two-dimensional direct memory access system comprising:

a two-dimensional direct memory access machine capable of transferring at least one plurality of data, the at least one plurality of data having substantially two-dimensional characteristics; and

at least one processor in signal communication with the two-dimensional direct memory access machine.

2. The two-dimensional direct memory access system of Claim 1, further comprising:

at least one memory buffer for storing the at least one plurality of data;

the at least one memory buffer delivers at least a portion of the at least one additional plurality of data to the at least one processor; and

the at least one memory buffer receives the at least a portion of the at least one plurality of data from the at least one processor.

3. The two-dimensional direct memory access system of Claim 1, further comprising a ping-pong buffer to assist in the transferring of the at least one plurality of data.

4. The two-dimensional direct memory access system of Claim 1, wherein:

the at least one plurality of data is selected from a data array;

further comprising at least one memory buffer which receives the at least one plurality of data from the data array; and

the at least one memory buffer transfers the at least one plurality of data to the data array.

5. The two-dimensional direct memory access system of Claim 1, wherein the plurality of data having substantially two-dimensional characteristics comprises image data.

6. The two-dimensional direct memory access system of Claim 1, wherein the two-dimensional direct memory access machine and the at least one processor are contained within a multi-function peripheral.

7. The two-dimensional direct memory access system of Claim 1, wherein the two-dimensional direct memory access machine and the at least one processor are contained within a stand alone device.

8. The two-dimensional direct memory access system of Claim 1, wherein the at least one plurality of data possess at least one characteristic; and the at least one characteristic of the at least one plurality of data determines whether the at least one processor operates on the at least one plurality of data.

9. The two-dimensional direct memory access system of Claim 1, wherein the at least one processor comprises a digital signal processor.

10. A two-dimensional direct memory access system that maximizes processing resources in image processing systems, the two-dimensional direct memory access system comprising:

a two-dimensional direct memory access machine capable of transferring at least one plurality of data, the at least one plurality of data having substantially two-dimensional characteristics, the at least one plurality of data being selected from a plurality of data;

at least one memory buffer for storing the at least one plurality of data, the at least one memory buffer being in signal communication with the two-dimensional direct memory access machine, the two-dimensional direct memory access machine shares the at least one plurality of data to the at least one memory buffer; and

at least one processor that operates on the at least one plurality of data, the at least one processor being in signal communication with the two-dimensional direct memory access machine, the at least one memory buffer shares the at least one plurality of data to the at least one processor.

11. The two-dimensional direct memory access system of Claim 10, further comprising at least one additional two-dimensional direct memory access machine that operates jointly with the two-dimensional direct memory access machine for transferring the at least one plurality of data.


12. The two-dimensional direct memory access system of Claim 10, wherein the at least one memory buffer is partitioned into a plurality of sub-buffers.

13. The two-dimensional direct memory access system of Claim 10, wherein the plurality of data having substantially two-dimensional characteristics comprises image data.

14. The two-dimensional direct memory access system of Claim 10, wherein the two-dimensional direct memory access machine;
at least one memory buffer; and
the at least one processor are contained within a multi-function peripheral.

15. The two-dimensional direct memory access system of Claim 10, wherein the two-dimensional direct memory access machine;
at least one memory buffer; and
the at least one processor are contained within a stand alone device.

16. A method for maximizing processing resources in image processing systems comprising:
- selecting at least one plurality of data from a plurality of data;
 - transferring the at least one plurality of data to at least one processor using a two-dimensional direct memory access machine, the at least one plurality of data having substantially two-dimensional characteristics;
 - processing the at least one plurality of data using the at least one processor to generate a plurality of processed data; and
 - returning the plurality of processed data to the plurality of data.
17. The method for maximizing processing resources of Claim 16, further comprising storing the at least one plurality of data in at least one memory buffer
18. The method for maximizing processing resources of Claim 16 being performed using a multi-functional peripheral.
19. The method for maximizing processing resources of Claim 16 being performed using a stand alone device.
20. The method for maximizing processing resources of Claim 16, wherein the at least one processor comprises a digital signal processor.






Fig. 2




Fig. 3




Fig. 4a




Fig. 4b




Fig. 5

INTERNATIONAL SEARCH REPORT

International application No
PCT/US 99/26320

A. CLASSIFICATION OF SUBJECT MATTER

IPC 7 G06T1/60

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 G06T

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 5 303 341 A (RIVSHIN ISAAK) 12 Apr11 1994 (1994-04-12) abstract; claims 1,5-7,14; figures 3A,B column 4, line 66 -column 6, line 37 column 10, line 11 column 12, line 35 - line 48 column 15, line 38 -column 16, line 16	1-10, 13-20
Y		11,12
Y	EP 0 705 023 A (XEROX CORP) 3 Apr11 1996 (1996-04-03) abstract; claim 1 column 2, line 46 -column 3, line 52	11,12
A	EP 0 817 096 A (TEXAS INSTRUMENTS INC) 7 January 1998 (1998-01-07) claims 1,2; figures 22,24	1-20
	-/-	

☒ Further documents are listed in the continuation of box C.

☐ Patent family members are listed in annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier document but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"&" document member of the same patent family

Date of the actual completion of the international search

6 Apr11 2000

Date of mailing of the international search report

13/04/2000

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentaan 2.
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Diallo, B

INTERNATIONAL SEARCH REPORT

International Application No
PCT/US 99/26320

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	<p>US 4 481 578 A (HUGHES JODIE K ET AL) 6 November 1984 (1984-11-06)</p>	

INTERNATIONAL SEARCH REPORT

Information on patent family members

Information application No

PCT/US 99/26320

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
US 5303341	A	12-04-1994	JP 5300289 A	12-11-1993
EP 0705023	A	03-04-1996	US 5710873 A	20-01-1998
			BR 9504219 A	30-07-1996
			CA 2154498 A,C	30-03-1996
			JP 8115176 A	07-05-1996
EP 0817096	A	07-01-1998	JP 10083304 A	31-03-1998
US 4481578	A	06-11-1984	CA 1191266 A	30-07-1985
			EP 0095363 A	30-11-1983
			JP 59090133 A	24-05-1984